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I. INTRODUCTION
A. WHY SWITCHED CAPACITORS?
Modern active filter design is based mainly on RC filters. Practical RC filter
realizations require in most cases large-valued capacitors, and high precision resistors
and capacitors components to achieve accurate time constant. These two features
created a major obstacle for IC implementation of RC filters.
The MOS integrated-circuit technology had found wide usage in industry because
of its superior logic density, as compared to that achievable with bipolar technologies.
A unique property which is held by the MOS integrated-circuits is the capability to
store charge on a node for a short period of time, order of milliseconds, and to sense
this stored charge continuously and nondestructively. This property was first used in
dynamic random-access memories and dynamic logic. In the last few years the analog
signal processing development gained a lot of momentum using the property mentioned
above.
As it will be explained in the next section of this chapter, the realization of the
RC time constant can be well controlled in MOS technology by determining clock
period and the capacitor ratio. This idea made it possible for active filters to be
implemented in IC form. Furthermore, MOS capacitors are nearly ideal, with very low
dissipation factors and good temperature stability. As an economical approach,
sampled-data filters can be fabricated using memory-like NMOS and CVIOS
processing. This analog and digital circuitry can be placed on the same chip. For the
reasons presented above switched capacitor filters became attractive and useful.
B. NOTATION
In general sense, a switched capacitor network (SC) would be made up of
switches, driven by an external clock, capacitors, and OP-amp if it is needed.
It is appropriate to identify some of the notations and symbols that will be used
throughout this thesis. The switch symbol will always be shown open. It is said that
the system has an n-phase clock, if the period of clock, T, has n segments
corresponding to each phase. For simplicity, a two-phase clock is going to be used.
Each switch associated with the proper clock phase will be designated by the symbol
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where k is an integer representing the number of clock, phases in the system. Typically
a switch is closed only once during the clock, period. It is very important in SC
networks to ensure that at any time, no two switches driven by different clock phases
will be closed simultaneously (short circuit). Therefore, each phase of the clock has to
have a less than 50% duty cycle. This is known as the nonoverlapping clock. Bipolar
two phase nonoverlapping clock is shown in Figure 1.1. A convenient complementary
notation for the clock phases is denoted by odd defined as Q>
1
and even, defined as O,.
Thus, the sampled data waveforms can be stated as the sum of their odd and even



















Figure 1.1 Waveforms of a Two-Phase Clock.
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Ifwe want to express the transfer function of a SC network, we can write at least
four transfer functions corresponding to even and odd phase. A useful notation for the
transfer function is shown in Equation 1.1; where i and j can be either e or o.







Since the switched capacitor networks have sampled data character, they can be
treated similar to digital filters and analized in z-domain. However, SC filters are
analog networks; thus, the analog concepts of impedance and loading, which are
absent in digital filters, are retained. To solve this problem and to be able to apply
network theory, z-domain equivalent circuits, are used, (also known as building
blocks).
C. SWITCHED CAPACITOR EQUIVALENT RESISTORS
In this section realization of continuous resistor will be denoted in several
methods using switched capacitor networks. The main goal here is to have the ability
to replace the continuous resistor using an equivalent SC realization. Several methods
are developed for continuous resistor realization. Four of these realizations are
discussed below. First, is the parallel switched capacitor resistor realization. In this
method, the circuit in Figure 1.2 is considered.
Figure 1.2 The Parallel SC Resistor Realization.
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Initially, both switches are open and the capacitor is completely discharged. In
the odd phase, Oj is closed and capacitor will be charged to V. this can be expressed
in the following
Q(t + T2) = CVj (eqnl.2)
Because of the nonoverlapping clock, first <t>
{
will be open and then even phase
will start,
2




+ T) = CV
2
- CVj (eqn 1.3)
We note that the final charge on the capacitor during one phase period is not
necessarily equal to the charge flowing past the voltage sources during that period.
The current can be written as
i = dq dt (eqn 1.4)
dq = CdV (eqn 1.5)










2 -Vl _ C
I
' T
This yields the following relationship for parallel realization
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(eqn 1.8)
R = T/C (eqn 1.9)
where T is the clock period.
Second, let us consider the circuit shown in Figure 1.3 called the series switched
capacitor realization of the continuous resistor. Using the same previous calculations
for parallel SC resistor realization we can obtain Equation 1.9 as equivalent resistance













Figure 1.3 The Series SC Resistor Realization.
A third realization is a combination of the parallel and series realization. This
type of circuit is shown in Figure 1.4. Initially, again, both capacitors are discharged
and switches are open. In the odd phase, <t>j is closed and C
2
is charged to V,.
Q
1





In the even phase, <X>j is open and <t>
2
is closed respectively.
Q2 (tQ + T) = Cj(V2 - Vj) + C^Vj-Vj) (eqn 1.11)
consequently
Q 1 (tQ + T) = C^Vj-Vj) (eqn 1.12)
Equation 1.12 in fact is the component of Q2(tQ + T) with the minus sign. If we
continue to take the other phase, which is odd phase, we can write the following
equation
14
(^ + 31/2) = C2(Vr V2 ) (eqn 1.13)
So far, we completed one clock period, from T/2 to 3T/2. Thus, we calculate the
total charge going into voltage sources.
Qi - JV = ufyt+JV
= Q^ + T) + Q^tQ + 31/2)
where u=tQ + T/2, v=tQ + T, w= tQ + 3T, 2. On the average










Figure 1.4 The Combination of the Parallel and Series Realization.
This realization is known as series-parallel realization of the continuous resistor.
As it was seen from the Equation 1.15 the equivalent resistor depends on Cj and C-,. If
the capacitor values are chosen equally, then Equation 1.15 becomes
R = T/2C (eqn 1.16)
Since twice the charge is transfered from one end to another, the resistance value
is reduced by 2, as compared to the previous realizations.
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There is another realization of the continuous resistor which has indeed the same
result as the series-parallel realization. This configuration is shown in Figure 1.5 and







Figure 1.5 The Bilinear SC Realization of a Resistor.
In this approach, all switches change position twice every clock, period.
Therefore, actual clock period applied to circuit is T/2, rather than T. We can put T/2
in place of T in Equation 1.16 and obtain
R = T/4C (eqn 1.17)
In order to show some practical differences of these realizations, some outcomes
of the experiments will be discussed and displayed in the next sections.
D. CHARGE CONSERVATION ANALYSIS
This method is a slightly different type of application of Kirchoffs current law,
where charge q is used rather than current. In general, because of the two phase
clocking operation, a pair of charge equations can be obtained, which characterize the
charge conservation condition at a particular node for all sample instants. A pair of
charge equations consist of both equations for the even sampling instants and for the
odd sampling instants. These are written as follows







for odd clock phase (O,)
q
1





where q^t') is the charge held at one particular node at reference time t\ q (t) is the
charge at the particular node from the previous phase period, called memory charge,
and qc(t) is the charge injected at that particular node, called contribution charge.
SC networks are characterized mainly in terms of charge-transfer' functions on
which the discrete-time voltage o(kT) and discrete-time charge differentation Aq(kT)
are used as variables.
Assuming a SC network with i capacitors, and X denotes the total number of
capacitors connected to a node P during even and odd clock phases, charge variations
can be written as
Aqe
p
(nT)= LqynT) " Iiq°pi[(n- 1)T] (eqn 1.18)






(nT ) = Xiq° pi(nT) - Siq
e
pi
[(n- 1)T] (eqn 1.19)









I iQV z ) < ecin L20)
where i= 1.....N .
'
' ep
^Q°p( z ) = SiQV z) " z
" 1/2
SiQV z ) ( eqn 1-2D
Wherei=1 N
op-
Equation 1.18 through Equation 1.21 are going to be used throughout this research.
E. EXPERIMENTAL DEMONSTRATION OF SWITCHED CAPACITOR AS
EQUIVALENT RESISTOR
In this section, the mathematical and theoretical relationship between SC
networks, of which the output is a sampled analog signal, and the corresponding
equivalent resistance value found in the previous section, will be verified experimental}- .
As discussed previously, a two phase clock will be needed for all SC network
realizations. These two phases can be practically generated from a single clock using a
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simple digital circuit shown in Figure 1.6 This circuit is capable of producing two
nonoverlapping output clocks that can be used as the two phase clock, needed. Output
of the NOR gate will be high whenever both inputs are low. This ensures that one
phase will be high when the other is low. To provide a larger margin between the two
phases of the output clocks (longer nonoverlapping time), two inverters were utilized in
each feedback loop to create a longer delay. In the lab, CD4049AE CMOS bipolar
gates were used as inverter, which has approximately 15 ns delay time, and CD4001AE
CMOS bipolar gates were used as NOR gate, which has 20 ns delay time. Master
clock, which a is bipolar square wave, was provided by EXACT MODEL 120
WAVEFORM GENERATOR. The output of the clock circuit is shown in Figures 1.7,














Figure 1.6 The Two Phase Clock Circuit.
Two examples of SC resistor realizations were considered. The first is the parallel
switched capacitor realization of a continuous resistance. A simple voltage divider
network was constructed using this realization to demonstrate how close the
experimental results are to the computed values. This circuit is shown in Figure 1.10.
The switches used in this circuit are the CMOS Bilateral Switches CD4066B. These
devices are most suitable for switched capacitor applications due to their lower channel
resistance (80 ohms maximum), and will be used in all the experiments of this research.
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Fiaure 1.7 Two-Phase Clock.
B?t*f$vr ^^j " • fedslH^^BHt
iBHMfci^ 1 1 ,,J1
j niu i ,| 9 ;^^H^H;
Figure 1.8 Leading Edge.
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Figure 1.9 Falling Edge.
*1
,
S f Uout / \ / , Uout
+
n=7. 5u /
/ 2.2K ^ + / 2. 2K \
> <^^>U,n(-
Figure 1.10 Experimental Circuit Using Parallel SC Realization.
The results of this experiment using 50.96 KHz and 101.19 KHz clock frequencies are
shown in Figure 1.1 1 and Figure 1.12.
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PARALLEL SWITCHED CAPACITOR REALIZATION OF RESISTANCE
CLOCK FREQUENCY- 5<XM KHZ
Pn^P^^i
i<r" io- ,# 10-* »<r* nr' to-*
CAPACITANCE VALUC
Figure 1.11 Experimental Result of Parallel SC Realization.
PARALLEL SWITCHED CAPACITOR REALIZATION OF RESISTANCE
CLOCK FREQUENCY - 101.1* KHZ
Figure 1.12 Experimental Result of Parallel SC Realization.
21
The second example is the bilinear switched capacitor realization of a continuous
resistance. This experiment was conducted to compare the experimental results
obtained using this topology and the theoratical value given by Equation 1.17. The
results were also used to show the advantage of this topology over the parallel
realization technique. The circuit used in this experiment is shown in Figure 1.13.
The result using two different clock frequencies, 51.1 KHz and 101.82 KHz are
displayed in Figure 1.14 and Figure 1.15.
In all of the above results, one can notice some deviation between experimental
and computed values. These are caused by nonideal properties of the switched
capacitor which are going to be discussed later in this section [Ref. 1].
These experimental results show that different SC realizations can be used to
simulate resistors when switched capacitor value is within certain range depending on
the clock frequency. Otherwise the use of equivalent resistance can lead to gross errors
[Ref. 2].
Altough the bilinear realization yields a better approximation, there is an
important disadvantage which is known as parasitic capacitance. This idea may be
shown in Figure 1.16. The parasitic capacitance, Cg, is the capacitance which is
virtually placed between one or both plates of the switched capacitor and ground. The
value of this parasitic capacitance can reach 10 percent of the switched capacitor
[Ref. 3].
Because of this parasitic capasitance, final equivalent resistance value were found
to be lower than expected as seen appearently in Figure 1.14 and 1.15. For this reason
the value of C can be selected a few percent lower than the nominal value to neglect
some of effects of Cg. When C is lower than the computed value, according to
Equation 1.17, R becomes larger and matches the computed line in Figure 1.14 and
Figure 1.15.
F. NONIDEAL PROPERTIES OF THE SWITCHED CAPACITOR
The use of CMOS FET as switches introduces some secondary effects to the
switched capacitor network. These effects may be classified as follows [Ref. 1].
1. Clock feedthrough.
2. Offset error and noise.
3. Nonlinear P-N junction capacitance.
4. Incomplete transfer of charge.
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Figure 1.13 Experimental Circuit Using Bilinear SC Realization.
BILINEAR SWITCHED CAPACITOR REALIZATION Of RESISTANCE
clock frequency - si.i khz
SmMHTtt
Figure 1.14 Experimental Result of Bilinear SC Realization.
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BiUNEAR SWITCHED OPACttOR REALIZATION OF RESISTANCE
CLOCK FREQUENCY - 101 £2 KHZ
P^tffMOfAi


















Figure 1.16 Appearing of the Parasitic Capacitance.
24
II. THE BILINEAR TRANSFORMATION AS A SC FILTER DESIGN
TECHNIQUE
A. GENERAL
Since the switched capacitor filters are sampled version of analog filters, the main
goal of this chapter is to set up a bridge between continuous and discrete time
domains, and use this as a design tool.
Since filters are typically specified by frequency-domain requirements, it is
convenient to have a mathematical expression that allows to transform rational s-
domain transfer functions to rational z-domain transfer functions. Such an expression
should possess two qualities:
1. Stable s-domain transfer functions map into stable z-domain transfer functions.
2. The imaginary jw-axis of the s-plane map onto the unit circle of z-plane.
Item 1 ensures that transformed z-domain transfer functions will be stable. Item 2
ensures that not only will they be stable but that the shape of the gain response can be
preserved.
From digital signal processing environment, there are several major mapping
procedures which are used to transfer the information from s-domain into the z-domain
or vice versa. They are as follows
1. Backward Difference (BD) Transformation
2. Forward Difference (FD) Transformation
3. Lossless Discrete Integrator (LDI) Transformation
4. Bilinear Transformation
By setting s= — a + jw and evaluating z, it can be determined whether items 1
and 2 are satisfied. The backward difference transformation maps the jw-axis inside
the unit circle. Thus, item 1 is satisfied; however, item 2 is not. This mapping is stated
as follows
z = 1 / (1 - sT) (eqn2.1)
Appliying the same procedure for the forward difference transformation, it can be
showed that the FD maps the jw-axis into a straight line outside the unit circle. Thus,
the forward difference transformation satisfied neither item 1 nor 2. This
transformation can be expressed as follows
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z = 1 + sT (eqn 2.2)
It can be concluded that the forward difference transformation maps s-plane poles and
zeros with high quality factor into z-plane poles and zeros with higher quality factor.
The resulting z-plane poles may be unstable. One can determine that the FD is
unsuitable and that the BD is marginally suitable (for wT < < 1) for transformation.
The lossless discrete integrator (LDI) transformation and the bilinear
transformation satisfy two qualities. But, the LDI transformed transfer functions being
realized require twice as much hardware as that required to realize bilinear transformed
transfer functions. In the previous chapter, the results of the experiments showed that
the bilinear realization of the continuous resistance would appear better than others.
The bilinear realization is also very related to the bilinear mapping procedure that will
be explained later in this chapter (Section E). For these reasons, the bilinear
transformation will be deeply studied and vital points underlined so that one can use
these points as a design aids.
B. BILINEAR TRANSFORMATION
The bilinear transformation is a method which is based on numerical analysis
techniques. It solves the difference equation, which represents the system, according to
the trapezoidal rule. In order to illustrate the technique let us follow an example. As a
notation, x (t) is used for input signal of an analog system and y (t) as the output
signal of the system. Let us assume that these two signals are related to each other by
the first-order differential equation
dya(t)bj-^j—+ b ya(t) = a x(t) (eqn 2.3)





y (t) can be expressed as follows
26
>a(t) =
^"S~dt+ya(t0) (Cqn2 - 5)
In this step, if the signal is sampled every T second and if t = nT, tQ = (n-l)T, then
ya(nT) = (n _ 1)Tj
Ty'a(r)dr + ya((n- 1)T) (eqn 2.6)
If the integral process is evaluated by the trapezoidal rule we obtain
ya(nT) = ya((n- l)T) + T/2[y a(nT)+ y a((n- 1)T)] (eqn 2.7)
From the original differential equation
ya'(nT)




substituting into Equation 2.7 we obtain
ya(nT)-ya((n-l)T) = T/2[-b /b1(ya(nT) + ya((n-l)T))+ a /b1(xa(nT) + xa(n-l)T))].
Taking the z-transform and solving for H(z) gives
Y(z) an
H(z) = = 2 (eqn 2.8)
X(z) 2 1-z' 1
b, ;+ bn1 T 1 + z' 1 °






T 1 + z l
This can be shown to hold in general since an N -order differential equation can be








z = (eqn 2.11)
l-(T/2)s
That is, the invertible transformation of Equation 2.10 is recognized as a bilinear
transformation. Setting s = a + jw give us
l + (T/2)(a + jw)
z = (eqn 2.12)
l-(T/2)(a + jw)
if)by letting z = re J , we obtain








6 = tan_1 ( ) - tan
_1
( ) (eqn 2.13)
2/T+ct 2/T-a M '
From Equation 2.13 the bilinear transformation maps
1. The right-half of the s-plane onto the region exterior to the unit circle where
|z|= 1 of the z-plane. This comes from the fact that a>0, r> 1.
2. The imaginary axis of the s-plane onto the unit, circle, |z|=l, of the z-plane.
This comes from the fact that a = 0, z = exp[j2tan" 1 (wT/2)]
3. The left-half of the s-plane onto the interior of the unit circle, |z|= 1, of the z-
plane, because for a < 0, r> 1.
From item 2 several other important observations can be made. For a = and w = 0,
z= Id which indicate that the s-plane origin maps to the point (1,0) in the z-plane.
For a = and w-»oo, z= Id 71 and for a = and w->oo, z= \e'lK which indicate that
the positive and negative w-axis in the s-plane map onto the upper and lower semi-
circles where |z| = 1 in the z-plane. Obviously, a stable analog filter produces a stable
digital filter.
Since the entire imaginary axis (s = jw) in the s-plane, maps onto the unit circle
(|z|=l) in the z-plane, nonlinear relationship between analog and digital frequencies
can be easily seen. The distortion introduced here is known as the warping effect and it
ifl
is illustrated using Equation 2.10 for s = jw and z=eJ .
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2 eJ — 1
J
w = 7^
2 ej9 2(ej6 2_ e -j6/2 )
f ejt»,2(ejtP,2_f. e -jU,2
>
2 sin(9 2)jW =
T j 7^7 (eqn2.14)T cos(U;2)
and thus the imaginary' axis in the s-plane is related to the unit circle in the z-plane
through the relation
w = (2/T)tan(9/2) (eqn2.15)
where 6 is the digital frequency and w is the analog frequency.
To obtain H(z) from H(s) is rather tedious and time consuming. This
transformation thus is generally done by the computer. For a second-order transfer
function a computer program has been written and presented in Appendix A.
C. THE EFFECTS OF HIGH SAMPLING RATE
In the mapping process, generally the s-domain specifications of the filter are
known. But, there might be some ambiguity if it is the case of obtaining a function
H(s) from a given function H(z). However, when the sampling rate is much greater
than the frequencies of interest, various assumptions can be made to obtain
approximate relationships between the two domains.
For small |s|T, Equation 2.11 can be written
(sT)2 (sT)3




For high sampling rates, the second-order effects can be ignored, so Equation 2.11 can
be approximated as
z = 1 + sT (eqn2.17)
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Equation 2.17 shows that as the sampling period T is decreased, or sampling frequency
increased, z approaches the point z= 1.






= where Q is the quality factor (eqn 2.18)












-2rCosez + r2 = (eqn 2.20)
using the approximation obtained in Equation 2.17
z,
,










9 = tan-1 — (eqn 2.22)2Q-W T
n
if Equation 2.21 is solved for Q
W T
Q = 2 r- (eqn 2.23)
(l-r)(l + r) + (WT)2
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In the case of high sampling rate warping effect can be neglected and 6~W T. Thus
Equation 2.24 becomes
Q ~ — : for 2(1 - r) > > (W T)2 (eqn 2.25)
2( 1 - r) n
from Equation 2.25, r can be approximated as
e
r = 1- (eqn 2.26)
and Cos6 can be written as
e2
Cos0 = 1- (eqn 2.27)
Note that Equation 2.21 through Equation 2.27 are valid at high sampling rates and
for large value of Q. For simplicity, if the characteristic equation of the z-domain
transfer function is considered as
z
2 + b,z + b^ =
Vl + b,+b,W = K— 1 2 (eqn 2.28)
n Vl-bj + b2
For bilinear transformation,
m V(1+ b 1+ b 2)(l-b1+ b2 )
2(1 -b2)
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where K is a constant involving a frequency prewarping [Ref. 4] and is given by
W
tan(0/2)
When high sampling rate condition is satisfied, 9/2 < < 1, K simply becomes
K = 2/T (eqn2.31)
D. ELEMENT TRANSFORMATIONS
In order to treat SC filters in z-domain, some concepts which don't exist in
digital filters should be considered. These concepts are basically associated with
passive circuit elements, which are inductances, capacitances and resistances.
If the bilinear transformation is used directly to obtain the admittances, one can
use the results as an equivalent elements which are derived as follows. This method is
usually known as Building Block Approach.
1. Capacitor




i(t) = c that is, = c
dt dt dt
by taking Laplace transform of both sides
sQ(s)-q(0) = c[sV(s)-V(0)] where, «S?[q(t)] = Q(s) and i?[v(t)] = V(s).




Y = ^-— = C (eqn 2.32)
c V(z)
Equation 2.32 can be considered as admitance, which is not the way it is
described. This new definition comes from the fact that the analysis of the SC circuit is
done by using charge variation equations.
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2. Resistor
If the same procedure followed for capacitor is applied for resistor, the
following equations can be easily written.




taking Laplace transform of both sides
sQ(s)-q(0) = GV(s) where q(0) =
Q(s) G
V(s) s







K V(z) 2 1-z- 1
(eqn 2.33)
3. Inductor
The instantaneous voltage and current for an inductor L are related by






V(s) = L[s2Q(s)-sq(0)-q'(0)] where q(0) = q'(0) =
Q{s) l
V(s) Ls2
using bilinear transformation yields
Q(z)_ 1 T2 (1+z" 1 )2




-y = r-T (eqn 2.34)
To express the single floating capacitor shown in Figure 2.1, charge variation













































































Since AQ(z) = AQe(z) + AQ°(z) and
V(z) = Ve(z) + V°(z)
Equation 2.35 and Equation 2.36 can be written as
AQ.(z) = C(l-z- 1/2 )V.(z)-C(l-z- ,/2 )V,(z) ;eqn 2.37)
AQ
2
(z) = Ql-z-'^V^-Cd-z-^Vjiz) (eqn 2.38)




= C(l — z )
Since z" 1 = e'J then z"' 2 = e"Jw , even though the period of the sampling
decreases to half of the orginal value. Then





Since Equation 2.39 is realizable with simple SC networks, we can compare this, Y
,
ith Equation 2.32 and consider (l-(z')" 1 ) factor as a scaling factor [Ref. 5].
Therefore Equation 2.32, Equation 2.33, and Equation 2.34 can be written as
Y
c
= qi-z' 1 ) (eqn2.40)






(eqn2.42)L 4L(l-z" 1 )
This would be a good place to revisit the bilinear switched capacitance realization of
the continuous resistor shown in Figure 1.5. It is also known as the floating bilinear
resistor. Charge equations in z-domain are















































































if Equation 2.46 is compared to Equation 2.41
YR = (GT72)(l + (zT
i
) = Ql + (zT 1 )
G = 2C/T
T'






which is the same as Equation 1.17, as expected.
E. INTEGRATORS USING BILINEAR TRANSFORMATION
Since the integrators are widely used circuits in analog signal processing, their
transfer functions will be investigated and compared with the results obtained in the
lab to decide how much error would be introduced using bilinear transformation.
1. Lossless Integrator
An analog lossless integrator is shown in Figure 2.2. If the resistor is replaced
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Figure 2.3 Bilinear SC Integrator,
if charge variation equations are written in the z-domain,
C,V°,(z) = C,V%(z)z- !/2 -C,Ve .(z)z- 1/i -C,V°
1
(z)
'2 2 V '2 2V 1 r i • v (eqn 2.48)


















can be obtained for even phase. Knowing that



















Since z" 2 = (z')" 1 the transfer function H(z) is rewritten as
c. i+(z'r
x









where R, = , as in Equation 1.16
1 2C,
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H{s) = -—±- (eqn 2.52)
If Equation 2.51 is compared to Equation 2.52
2 1-z- 1
s = - ( r)
which is nothing more than bilinear mapping.
The lossless integrator would not be implemented due to the fact that the
operational amplifier requires some dc feedback. The computer simulations of both
H(s) and H(z) are shown in Figure 2.4 and Figure 2.5. These figures demonstrate
clearly the nonlinear relationship between s-domain and z-domain due to the warping
property introduced by the bilinear transformation.
2. Lossy Integrator and Experimental Results
As mentioned earlier, the lossless integrator can not be realized in practice.
Instead, the lossy integrator is considered in practical SC circuit. The lossy bilinear
integrator is shown in Figure 2.6. The analog lossy integrator's transfer function H(s)
can be written as
v
„( s ) *








If a high sampling rate is used the warping effect can be ignored. The bilinear
transformation yields the following
C, (l + Czy 1 )
H(z') = -2-± : ]—- r (eqn 2.54)
C
3
2(l + (zT 1 ) + C2;C 3(l-(zT
1
)










were choosen and CD4066 CMOS switches and LM741 Operational Amplifiers were
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Figure 2.4 Bode Plot for an Analog Integrator.
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H(s) = -1.066 10-
Figure 2.6 The Lossy Bilinear Integrator.
1
s+ 1.9841 10 :
(eqn 2.55)
H(z*) =
0.5195(z')2 +1.039z' + 0.5195
(z)2 + 0.0193z'-0.9S066
with f = 50.8 KHz
c
(eqn 2.56)
The computer simulation results were displayed in Figure 2.7, Figure 2.8, Figure 2.9,
and Figure 2.10. Using building block, approach, the transfer function of Figure 2.6 can




q + uy 1 )
C
2 (1 + C3/C2)-(1-(C3/C2)z'
(eqn 2.57)





Equation 2.58 is shown in Figure 2.11 and Figure 2.12
Finally Figure 2.13 shows the output of the practical circuit of Figure 2.6. The
experimental result perfectly matches all the computer simulations outputs of Figure
2.7 through Figure 2.12. Further more, a smoothing low-pass filter is connected to the
output of the practical circuit to get rid of the clock feedthrough problem mentioned in
Chapter I.
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Rl = 21.77K C2 = 431pF R3 - 1.17M
FREQUENCY RESPONSE: MAGNITUDE
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Figure 2.11 Computer Simulation of Lossv Bilinear Integrator
Using Building Blocks Approach (Magnitude).
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Fisure 2.12 Computer Simulation of Lossv Bilinear Integrator




Figure 2.13 Experimental Result of Lossy Bilinear Integrator.
These results showed that the following design steps can be used to meet the
given specifications.
1. Definitions of the filter specifications in the frequency domain.
2. Construction of the continuous transfer function H(s).
3. Transformation from H(s) to H(z') using bilinear mapping technique.
4. Use of building block approach as implimentation.
Finally construction of switched capacitor realization of the filter. Or after step
6. Resistor simulation of the continuous resistance.
7. Go to step 5 (taking into account nonideal properties of the SC networks).
The most important outcome of this experiments is the different approaches
one can use to simulate continuous resistance using bilinear switched capacitor
realization. In one approach the bilinear transformation is used through the step 1, 2,
3, 4, 5. The other approach would yield the same results using steps 1, 2, 6, 3, 7. This
fact is shown in Figure 2.11 and Figure 2.9 respectively.
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III. PROGRAMMABLE GIC SC FILTER
A. GENERAL
The programmable filter is a very interesting and useful application of the SC
networks. This is due to the fact that the SC circuit's frequency response can be
changed by varying clock frequency. In fact a remarkable feature is that, multiplying
the clock frequency by a factor a results in scaling the frequency response (multiplied)
by the same factor along the frequency axis.
Most of the active SC networks have limitation over the clock frequency range,
depending on the operational amplifier's settling time used in the circuit. In today's
technology, MOS op. amps, can be designed with 0.5 fisec settling time to reach 0.1%
of its final value of the step response. Clock rates up to 1 MHz seem feasible. In
practice, MOS op. amps, has been designed which settle to within 0.1% of the final
value in 2 jisec and achieve dc gains greater than 60 dB. Therefore sampling rates of up
to 250 KHz, can be easily achieved. Considering the Nyquist criteria, almost a 100
KHz signal can be processed using SC networks, if the op-amp slew rate is not taken
into account.
The design approach used in this research, in general, is the extension of the
design explained in [Ref. 6]. It addresses three different aspects of programmability.
These are
1. Programming the filter topologv using a minimal set of elements to obtain anv
tvpe of filtering function desired, for example LP, HP, BP, N and AP, by using
a' binary control word.
2. Progamming the filter's transfer function parameters (pole resonant frequencv
ancfquality factor ) for a chosen type of filtering function by using a digital
control word.
3. Reprogramming the filter's transfer function parameters by changing the clock
frequency (practically from 50 KHz to 250 KHz).
B. THE PROPOSED GIC SC PROGRAMMABLE FILTER
The basic active network considered as the heart of the GIC SC programmable
filter is the Generalized Immittance Converter (GIC) structure [Ref. 7] of Figure 3.1,
whose superior performance was established in the [Ref. 8] and [Ref. 9]. The filters
transfer functions derived can be found in [Ref. 6].
45
Figure 3.1 The GIC Implementation Using Op. Amps..
The bilinear realization of a continuous resistance was used throughout the
design. Table 1, illustrates that for any filter realization, five switched capacitors, two
unswitched capacitors, and two op. amps, are required. G stands for the admittance
represented by switched capacitor.
The passive elements are connected to the different nodes, shown in Figure 3.2,
for the different realizations. A set of MOS bilateral switches controlled by a digital
binary word are used to interchange the elements to achieve the different types of filter
realization. The truth table of the switch control logics is shown in Table 2. Figure 3.3
illustrates the CMOS logic circuit used for realizing this truth table.
Four of the five switched capacitors are equal and of value C each, the fifth
switched capacitor is the Q determining capacitor and of value C = C /Q . Other
two capacitors in the circuit are equal, and of value C = 4f C
ea
/w each. The two
equal banks of capacitors are used to control w . Each bank contains n binary
weighted capacitors connected in parallel through analog CMOS switches as shown in
Fiaure 3.4. Using a digital binarv word of n bits to control w
,
2n different values of C
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Using a similar technique the value of C can be controlled through a bank of m
binary weighted capacitors in parallel through analog CMOS switches as shown in
Figure 3.5. Using a digital binary word of m bits to control Q , 2m different values of
C can be achieved that correspond to 2m different values of Q . Thus, full
independent control of the pole pair w and Q are achieved by programming the
switches to obtain the corresponding C and C .
C. THE REALIZED GIC SC PROGRAMMABLE FILTER
The detailed diagram of the signal processing circuit of the constructed GIC SC
filter is shown in Figure 3.6. The value of m and n were selected m=n = 4. Thus, 15
different values of w (f ) and Q were obtained as it is illustrated at the corresponding
Table 3 and Table 4. The implemented banks for the control of w and Q are shown
in Figure 3.7 and Figure 3.8 with their values. The clock frequency is 101 KHz
throughout the design. According to this clock frequency, the switched capacitors value
were choosen within range from 500 pF to 8nF, using experimental result of Chapter I
Figure 1.15.
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Figure 3.2 Schematic Diaeram of the Programmable GIC SC Filter
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Figure 3.3 The Detailed Design of the Control Circuit.
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Figure 3.4 The Two Capacitor Banks Realization for the Programming ofw
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Figure 3.5 The Capacitor Bank for the Programming of Q
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Figure 3.6 The Detailed Design of Signal Processing Circuit.
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TABLE 3
THE FOUR-BIT WORDS THAT CONTROL W
p (Fp)
Sd Sc Sb Sa IDEAL ON CIRCUIT POLE FREQUENCY
n-P n-f KHz
1 5 4.9 30.35
1 10 10.4 14.3
1 1 15 15.3 9.72
1 20 19.7 7.55
1 1 25 24.7 6.02
1 1 30 30. 1 4. 94
1 1 1 35 35 4.25
1 47 46.9 3. 17
1 1 52 51. a 2.87
1 1 57 57.3 2.595
1 1 1 52 62.2 2.391
1 1 57 66.6 2.23
1 1 1 72 71.5 2.08
1 1 1 77 77 1.93
1 1 1 1 82 81.9 1.81
CLOCK FREQUENCY = 101 KHz
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TABLE 4
THE FOUR-BIT WORDS THAT CONTROL Q,
Sd Sc Sb Sa IDEPL CN CIRCUIT QUALITY FACTOR
p-f p-F Q
1 150 146 15.54
1 300 295 7.796
1 1 450 443 5. 192
1 550 508 4.52
1 1 710 656 4.070
1 1 860 803 2.864
1 1 1 1010 951 2.41
1 1000 1090 2. 11
1 1 1150 1238 1.8578
1 1 1300 1385 1.56
1 1 1 1450 1533 1.5
1 X 1560 1533 1.5
1 1 1 1710 1681 1.368
1 1 1 1560 1828 1. 258
1 1 1 1
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IV. COMPUTER SIMULATION OF THE PROPOSED GIC ACTIVE
FILTER
A. INTRODUCTION
In order to observe the theoretical frequency responses of the different
realizations, that is LP, HP, BP, N and AP, with different pole frequencies and quality
factors, the computer program, GICFRQ, has been written in FORTRAN
programming language. The Display Integrated Software System and Plotting
Language (DISSPLA) has been used to produce the desired graphic output. This
frequency response program is shown in Appendix B. As it is seen this program,
accepts some inputs from a data file, related with the transfer function of the
realization. These inputs are processed through the program and results are passed to
DISSPLA to draw the graph. One can plot the phase responses of the realizations as
well as the magnitude responses by making minor changes in the DISSPLA package.
Because of the two four-bit control words for each realization, there will be a
rather large number of input sets. For this reason a few intermediate control words
were picked up randomly. In order to compare the computer simulations to the
experimental results, the same control words are going to be choosen in next chapter.
B. SIMULATION RESPONSE(S)
1. Low Pass Filter Realization
Using the elements values prescribed in Table 1 yields the following low pass
filter transfer function
2W2
H(s) = —= 2 (eqn4.1)
s







First, it is assumed that the control word for Q is set to 1010 which corresponds to Q
= 1.66 as shown in Table 4. Then Figure 4.1 through Figure 4.3 are plotted by varying
the W (f ) to illustrate the magnitude responses of the ideal LPF GIC realization.
Second, the control word W is set to 1010 which corresponds to f = 2.595 KHz as
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Figure 4.4 Ideal GIC LPF Magnitude Response with Different Q s.
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2. High Pass Filter Realization












If we do the same set up as we did for the low pass filter case, we can obtain the
various magnitude response curves shown in Figure 4.5 through Figure 4.7. Figure 4.8
illustrates the effect of changing Q on filter response. The same quality factor was
especially chosen as in the case of the low pass filter, because similarities and
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Figure 4.5 Ideal GIC HPF Magnitude Response.
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GIC HPF (Q - 1.66 )
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GIC HPF (F - 2.59KHz)
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Figure 4.8 Ideal GIC HPF Magnitude Response with Different Q s.
3. Band Pass Filter Realization
















BPF realization is simulated for various W (f ) when Q = 4.52 in Figure 4.9 and
p 9' ^P
Figure 4.10. Figure 4.11 shows the magnitude response of BPF with different quality
factors namelv Q = 5.192. Q = 7.796 and Q = 15.54 with W held constant. All
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Figure 4.11 Ideal GIC BPF Magnitude Response with Different Q s.
4. Notch Filter Realization
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Figure 4.12 illustrates the ideal notch filter amplitude response for a variety of
frequencies with constant Q , Q = 1.66, while Figure 4.13 for a variety of Q s with
constant W (f ). The notch frequency, W , is determined by both pole frequency and
quality factor.As it is shown in the figures, if one of the parameters is held as constant
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Figure 4.12 Ideal GIC NT Magnitude Response.
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Figure 4.13 Ideal GIC NF Magnitude Response with Different Q s.
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5. All Pass Filter Realization
As proposed in Table 1 using the same element values as in the notch filter
case but different output node, all pass filter transfer function can be derived as
s
2












which takes the value of Magnitude -» 1 as ideal amplitude response. All pass transfer
functions are often needed for delay equalization, that is, the phase response of the
circuit has to have 360" shifting property around the pole frequency, f . This property
agree with the computer simulation result shown in Figure 4.14.
GIG flP (Q - 1.66)
FREQUENCY RESPONSE PHRSE
o.o 1000.0 2000.0 3000.0 4000.0
FREQUENCY Hz
5000.0 6000.
Figure 4.14 Ideal GIC AP Phase Response.
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V. EXPERIMENTAL RESULT OF THE PROGRAMMABLE GIC SC
FILTER
A. GENERAL
All parts of the circuit, of which detailed designs were shown in Chapter III, were
integrated to construct the complete digitally controlled programmable GIC SC filter.
After the circuit was built a variety of measurements were taken in order to study the
response of the network with the different configuration, as explained in Chapter III.
The switches in this GIC SC filter, are devided into two sets, each performing a
different function. The first set of switches are used to control the filter characteristics.
The second set are used for resistor realization using the switched capacitor techniques
discussed earlier. The effect of the control switches which introduce a resistance of 80
ohm each at closed position can be found in [Ref. 6]. There are some general problems
which may cause changes in the response of the network. These are listed below.
1. The prototype board creates capacitance values in the order of pfs at each
node.
2. The master clock was provided by the EXACT MODEL 120 waveform
generator which is not so stable. Its output varies with the time.
3. All switches introduce a resistance value from 60 ohm to 90 ohm at closed
position.
4. All probes being used for measurement have some capacitance value.
5. Grounding problem.
6. The equipment scaling problem exists during the measurements.
7. Capacitor values change within their tolerance limitation.
In order to compare the experimental result to the computer simulation graphs,
the closest control bitwords were used to set up the pole frequency and quality factor.
After the response of all filter configurations were plotted, the clock frequency was
varied to observe changes of pole frequency and the amount of linearity between clock
and pole frequency. Finally, measurements were taken to show the sensitivity the
quality factor to clock frequency changes.
B. LOW PASS FILTER
With the topology-control bitword 000, the network realized a Low Pass Filter
response. Altough all calculations were made under 101 KHz clock frequency, because
of the unstability of the waveform generator mentioned above, average clock frequency
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was found to be 99.5 KHz. Q was set to 1010 which corresponds to approximately
1.66. Magnitude response curves were plotted within the range of programmability of
pole frequency, namely from 1.81 KHz to 30.3 KHz. Expected results were obtained
up to 7.55 KHz. Beyond this frequency, the gain declined slightly, while quality factor
experienced little changes. This can be seen in Figure 5.1 through 5.3. Control bitword
for pole frequency was set to 1010, which is f = 2.5 KHz, while changing Q control
bitword to 1000, 0101 and, 0011 which corresponds to 2.11, 4.07 and, 5.19 respectively.
Figure 5.4 was plotted under these conditions. The plot is quite similar to computer
simulation except Q =5.19. This is also expected because of the fact that setting up
the quality factor to 5.19 requires 440 pf capacitance value. This value falls out of the
range that we considered 'in Figure 1.15. The continuous resistance value was not
realizable according to the design value. As a result, some deviation from quality
factor was experienced. Figure 5.4 shows that the pole frequency was not effected,
since the 440 pf capacitor is not the element used to control f .
(KHz)
Figure 5.1 Experimental Result of LPF with Different f .
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Figure 5.2 Experimental Result of LPF with Different f
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C. HIGH PASS FILTER
With the topology-control bitword 001, the network, realized a High Pass Filter.
For this case, all measurements are taken under 101.8 KHz clock frequency. The
quality factor was set to 1.66 for six different values of pole frequency shown in Figure
5.5 through Figure 5.7. In regard to pole frequency and gain, expected results were
obtained. But the quality factor tends to get closer to computed curve up to 5 KHz
frequency range and then diverges. On the other hand, if we consider changes in the
quality factor, as shown in Figure 5.8, the small Q s were implemented more accuretly.
This is because, small quality factors require larger capacitance value and these values
can realize the equivalent resistance well enough. Three different quality factors were
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D. BAND PASS FILTER
The 010 topology-control bitword realizes the Band Pass Filter. The quality
factor was set to 0100 which corresponds to 4.52. Figure 5.9 and Figure 5.10 were
plotted for various pole frequencies. The results agree with the computer simulations
with minor amplitude fluctations. Figure 5.11 was poltted at 2.59 KHz pole frequency
for various quality factors, 5.19, 7.76, 15.5. An important observation on this figure is
the fact that the quality factor increases, while the gain decreases. But again, similar to
other cases, pole frequency remained constant. This situation is shown apperantly in
Figure 5.11.
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Figure 5.10 Experimental Result of BPF with Different f
Figure 5.1 1 Experimental Result of BPF with Different Q .
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E. NOTCH FILTER
With the topology-control bitword Oil, a Notch Filter realization can be
achieved. Figure 5.12 illustrates the amplitude response for different frequencies for
Q =5.19, while Figure 5.13 illustrates amplitude response for f = 7.55 KHz and a
variety of quality factors. The above figures agree with the theoretical transfer
function. Since the notch frequency, W , depends on the both pole frequency and
quality factor, whenever pole frequency (or quality factor) changes, notch frequency
and also quality factor (or pole frequency) reflect this variation as it is seen in Figure
5.12 and Figure 5.13.
(KHl)
Figure 5.12 Experimental Result of NF with Different f
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Figure 5.13 Experimental Result of NT with Different Q .
F. ALL PASS FILTER
The topology-control bitword 100 realizes an All Pass Filter. Figure 5.14
illustrates frequency response of the realized all pass filter for different pole frequency
while quality factor is held constant. For this particular filter, 360° phase shift was
observed at the pole frequency which agrees with the computer simulation.
G. EFFICIENCY OF THE CLOCK FREQUENCY
In order to observe the affect of the clock, frequency, f , two different plots have
been taken. As mentioned in Chapter III, if the clock frequency changes by some
constant a, the pole frequency shifts by an amount which is related to this constant a.
The programmable filter can be programmed to almost any frequency (from 1 KHz to
60 KHz) by using this feature. Figure 5.15 shows this property, where the first LPF
uses 50.97 KHz while the second is using 103.5 KHz. This means that the clock
frequency changed almost 50 KHz, correspondingly pole frequency shifted almost 0.75
77
KHz. The last three LPF curves in Figure 5.15 had 103.5 KHz, 201 KHz and, 299.5
KHz clock frequency. The difference from each other was almost 100 KHz,
correspondingly the pole frequencies differ from each other almost 1.5 KHz which
proves the concept stated above.
Finally, the affect of the clock frequency with respect to quality factor, Q , will
be demonsrated. In order to do so, first pole frequency was set to 1111, 1.81 KHz by
using 103.25 KHz clock frequency (curve 1 in Figure 5.16) then pole frequency, f
,
was
changed to 4.25 KHz using control bitword 0111 with same clock frequency (curve 2 in
Figure 5.16). From this f the clock frequency was decreased until the same f was
realized as in curve 1. This was plotted as curve 3 in Figure 5.16. By comparing curve 1
and curve 3 one can observe that there is no major changes in terms of quality factor.
This can prove experimentally the low sensitivity of the quality factor Q , to the clock
frequency variations.
Figure 5.14 Experimental Result of AF with Different f .
p
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Figure 5.15 Experimental Result Showing the Effect of the f
.
Figure 5.16 Experimental Result Showing the Effect of the f
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VI. CONCLUSION
The design described here has resulted in a universal programmable switched
capacitor filter that can be digitally controlled to realize almost any practical filter
specifications. This is done through the use of CMOS switches controlled by binary
codes to program the filter topology, the filter center frequency, quality factor. The
bilinear switched capacitor realization of a continuous resistor was used as a key
concept of the research. The design procedure required developing optimum switching
arrangments for the minimum redundancy in components and least dependence of the
filtering function on switching imperfections such as switches stray capacitances and
non-zero and nonlinear switch-on resistance. Further investigation is needed eliminate
the effect of the stray capacitance introduced by the switched capacitors. The
sensitivity of Q is found to be low with respect to clock frequency. The clock
frequency could also be used to program the filter by scalling the center frequencies
through different ranges. The experimental results showed close agreement between
theory and practice. Further, these results indicate that these realizations are insensitive
to temprature and power supply variations.
This study can be extended for developing a wide bandwidth programmable
switched capacitor filter using the composite operational amplifier thechnique proposed
by [Ref. 9]. Such implementetation would lead to a very useful monolithic device at
moderate cost.
This research can be also brought into the subject of VLSI design to implement


































'THIS PROGRAM TRANSFORMS SECOND-ORDER S-DOMAIN TRANSFER 1
'FUNCTION TO Z-DOMAIN TRANSFER FUNCTION USING BILINEAR'
'MAPPING METHOD. WT/2 << 1 IS ASSUMED.'
'IF YOU ARE DEALING WITH THE SC CIRCUIT, YOU HAVE TO'
'TAKE SAMPLING FREQUENCY AS TWICE AS MUCH ITSELF.'
i i
'ENTER THE SAMPLING FREQUENCY IN HZ.'
WRITE (*,*) ' (A0*S**2) + (A1*S)+A2 IS THE FORM OF NUMARETOR'
WRITE (**)' ENTER A0,A1,A2'
READ(* *) AO Al A2
WRITE(M)' (B0*S**2) + (B1*S)+B2 IS THE FORM OF THE DENOMINATOR'




































'AZO = ' ,F13.10'
'AZ1 = ' ,F13.10'
'AZ2 = ' ,F13.10'
'BZO = ' ,F13.10'





















THIS PROGRAM CALCULATES THE FREQUENCY RESPONSE OF A CONTINUOUS
...SYSTEM. THE INPUT IS A RATIO OF TWO POLYNOMIALS OF THE FORM
(B(0)*S**M + B(1)*S**(M-1) +
(A(0)*S**N + A(1)*S**(N-1) +
+ B(M-1)*S + B(M)) /
+ A(N-1)*S + A(N))
WHERE THE NUMERATOR COEFFICIENTS B(0), B(l) , . .
.
,B(M) AND THE ...
THE DENOMINATOR COEFFICIENTS A(0) , A(l) , . .
.
, A(N) ARE REAL ...
NUMBERS AND THE DEGREE OF THE NUMERATOR POLYNOMIAL, M, AND ...
THE DEGREE OF THE DENOMINATOR POLYNOMIAL, N, ARE POSITIVE
INTEGERS. THE A'S,B'S,M, AND N ARE READ IN AS DATA, AS IS
OMEGAO (THE STARTING VALUE OF OMEGA IN RADIANS
OMEGA IS DEFINED BY S = J*OMEGA DLOMGA (THE
INCREMENT OF OMEGA), AND NUMPTS (THE NUMBER OF POINTS)
IT IS ASSUMED THAT ALL SYSTEM POLES HAVE NEGATIVE REAL PARTS.
INTEGER M,N, NUMPTS
COMPLEX S,DEN,NUM,H,CI
REAL MH( 1000 ), PH ( 1000 ) , OMEGAV ( 1000 ), A( 128) , B ( 128 ), IMS , RES , DLOMGA
CALL TEK618
CALL SHERPA('IKISEKI ','A', 3)
CALL BLOWUP (0.75)
CALL PAGE (9. 0,5.
5























1 STANDARD ' .
'L/CSTD' , '#






























CI = [1 ,0.)
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DEN = CI*A(1)
UPDATE VALUE OF OMEGA





IF(M.EQ.O) GO TO 60
DO 50 J = 1,M
50 NUM = S*NUM + CI*B(J+1)
60 CONTINUE
IF(N.EQ.O) GO TO 80
DO 70 J = 1,N




IF(ABS(REAL(H)) .GE.l.E-15) GO TO 90
IF(ABS(IMAG(H)).LE.1.E-15) PH(L) = 0.0
IF(IMAG(H).GT.1.E-15) PH(L) = PI/2.
IF(IMAG(H).LT.-1.E-15) PH(L) = -PI/2.
GO TO 95
90 PH(L) = ATAN2(IMAG(H),REAL(H))






150 WRITE(8,1003)OMEGAV(L) ,MH(L) ,PH(L)
1000 FORMAT(2(I3,7X) .2(E10.4) ,13)
.












1007 FORMAT (8X, 'RAD/ S ', 23X, ' DEGREES ',/
)
1003 FORMAT(3(2X,E14.6))
1004 FORMAT (2X, 'THE NUMERATOR COEFFICIENTS B(0),B(1), B(M) ARE',/)
1005 FORMAT(10(1X,E11.4),//)
1006 FORMAT (//,2X, 'THE DENOMINATOR COEFFICIENTS A(0) , A(l) , . . . A(N) ARE
1008 FORMAT(20X,' INPUT DATA ',///)
1009 FORMAT(//////,20X, OUTPUT DATA ',///)
1010 FORMAT(2(2X,E11.4,/))
DEGREE OF NUMERATOR = • ,13)
DEGREE OF DENOMINATOR = ',13)
NUMBER OF FREQUENCY POINTS = ',14
STARTING VALUE OF OMEGA = ' ,E12.6
INCREMENT OF OMEGA = ',E12.6,/)
C
q ************ DISSPLAY *************
C CALL COMPRS
XMIN = OMEGAO







DO 180 I = 1, NUMPTS
IF(MH(I) .GT. MAGMAX) MAGMAX = MH(I)
IF(PH(I).GT.PHMAX) PHMAX = PH(I)
IF(MH(I) .LT. MAGMIN) MAGMIN = MH(I)
180 IF(PH(I) .LT. PHMIN) PHMIN = PH(I)
C GO TO(210,220,220,220),NP
GO TO (210, 220, 220, 220, 220, 220 ),NP
210 CONTINUE
CALL AREA2D(6.0,3.5)
CALL XNAME (' FREQUENCY H#Z&$ ' 100)





Rl = 21.77K C2 = 431#P&F R3 = 1.17M$'










CALL GRAF (XMIN, 'SCALE' ,XMAX,0.
,
















































&$' ,100, -3. 27, -XI
-3@P&/4$' ,100,-2.60,-Xl
-@P&/2$' ,100, -1.77, -XI)
-@P&/4$' ,100, -0.98. -XI)
0$' ,100, -0.037, -XI)
@P&/4$' ,100,0.68, -XI)
@P&/2$' ,100, 1.47, -XI)
3@P&/4$' ,100, 2. 22, -XI)
,100, 3. 10, -XI)@P&$
.15)
CURVE ( OMEGAV , MH , NUMPTS , )
AREA2D(6.0,3.5)









INTEGRATOR $', 100,1 .2,4)
C2 = 431#P&F R3 = 1.17M$' ,100,1.2,4)









GRAF ( XMIN, XINC,XMAX,PHMIN, 'SCALE' ,PHMAX)









0$' ,100,-0. 037, -X2)
@P&/4$' ,100,0. 68, -X2)
@P&/2$' ,100,1. 47, -X2)
3@P&/4$' ,100,2.22,-X2)
@P&$' ,100,3.10,-X2)










































CALL LINES (' 1. 81KH#Z&$
'
,IPAK,1
CALL LINES ('1.93KH#Z&$' ,IPAK,2
CALL LINES('2.87KH#Z&$' ,IPAK,3'
CALL LINES('3.17KH#Z&$' ,IPAK,4'




CALL BLNK1 ( XL-. 1,6. 2-. 5, YL-. 1,2. 3-. 5, 2)
CALL DOT
CALL GRID (1,1)
CALL RESET ( 'DOT'
)








* INSTRUCTIONS FOR USE OF PROGRAM *
*****************************************
THE USER'S INPUT DATA IS TO BE LOCATED IN A FILE WHOSE FILENAME FILE-
TYPE AND FILEMODE ARE FILE FT04F001 Al , THE OUTPUT DATA WILL BE
STORED IN THE FILE FILE FT08F001 Al
.
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
$ TO COMPILE, LOAD AND EXECUTE THE PROGRAM ONCE THE INPUT DATA FILE
$ HAS BEEN CREATED, TYPE <FROM FLIST>
$ RUN
$ THIS INVOKES THE FORTRAN VS COMPILER, LOADS AND EXECUTES THE
$ PROGRAM.
$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
THE INPUT DATA REQUIRED ARE (NOTE:REAL NUMBERS WITH DECIMAL POINTS...






















<= M <= 128
<= N <= 128
1 <= NUMPTS <=
<= M <= 128
<= N <= 128
1000
WHERE
M = DEGREE OF NUMERATOR POLYNOMIAL
N = DEGREE OF DENOMINATOR POLYNOMIAL
OMEGAO = STARTING VALUE OF OMEGA (AS IN S = J*OMEGA)) IN RAD/S
DLOMGA = INCREMENT OF OMEGA IN RADIANS
B(L) = COEFFICIENTS IN NUMERATOR POLYNOMIAL (IN ORDER B(0),B(1),
..., B(N) )
A(L) = COEFFICIENTS IN DENOMINATOR POLYNOMIAL (IN ORDER A(0),A(1),
...,A(M) )
THE FOLLOWING INPUT DATA SET PROVIDES THE FREQUENCY RESPONSE FOR THE
SYSTEM CHARACTERIZED BY
H(S) = 10S/(S+l)(S+5)/OMEGA












DEGREE OF NUMERATOR = 1
DEGREE OF DENOMINATOR = 2
NUMBER OF FREQUENCY POINTS = 21
STARTING VALUE OF OMEGA = 0.000000E+00
INCREMENT OF OMEGA = 0.200000E+00





























c .200000E+00 0.391919E+00 0,.763994E+02
c .400000E+00 0.740416E+00 0,.636246E+02
c .600000E+00 0.102166E+01 0,.521935E+02
c .800000E+00 0.123370E+01 0,.422499E+02
c .100000E+01 0.138675E+01 0-.336901E+02
c .120000E+01 0.149402E+01 0,.263098E+02
c . 140000E+01 0.156719E+01 0,.198954E+02
c .160000E+01 0.161531E+01 0,.142607E+02
c . 180000E+01 0.164497E+01 0,.925574E+01
c .200000E+01 0.166091E+01 0,.476366E+01
c .220000E+01 0.166654E+01 0,.694467E+00
c .240000E+01 0.166435E+01 -0,.302113E+01
c .260000E+01 0.165616E+01 -0,.643690E+01
c .280000E+01 0.164335E+01 -0,.959499E+01
c 0,.300000E+01 0.162698E+01 -0,.125288E+02
c .320000E+01 0.160786E+01 -0,.152652E+02
c .340000E+01 0.158665E+01 -0,.178262E+02
c .360000E+01 0.156386E+01 -0,.202298E+02
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